ABSTRACT
INTRODUCTION
The power consumption of the systems is a critically important parameter in modern VLSI circuits especially for low power applications and, hence, the power optimization techniques should be applied at different levels of the digital design. One of these techniques is to use low power logic styles which should be used in design of latches and flip-flops (FF's) which are among the components widely used in digital systems [1] [2] . There are other concerns in the design of DFF's such as T clk-q (delay from clk to output of FF) and C clk (the load capacitance of the clock) which are also should be minimized to maximize the FF performance. Among these parameters, reducing the C clk or the frequency of clock has a great impact on the power consumptions of clock tree and the logic [3] .
In addition to the dynamic power consumption, the high leakage current in deep sub-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down [4] . The subthreshold leakage power is expected to become a significant fraction of the total power in the sub-100 nm CMOS technology where reducing the subthreshold leakage power of the circuit is crucial.
Several flip-flops have been proposed in the literature for improving the speed and/or reducing the power consumption (see, e.g. [3] , [5] , [7] , [9] ). A static single edge-triggered flipflop called Hybrid Latch Flip-Flop (HLFF) has been proposed in [5] . It is based on generating an explicit transparency window for the time that the transition is allowed. Its idea is similar to a latch because it can provide a soft clock edge which allows for slack passing and minimizes the effect of clock skew on the cycle time [6] . However, the existence of redundant transitions in the internal nodes of HLFF leads to more power consumption. Semi-Dynamic Flip-Flop (SDFF) which is a single edge-triggered FF and faster than HLFF has been proposed in [7] . The existence of 1-1 glitch leads to an undesired power dissipation. The number of transistors in this logic is greater than that of HLFF. Conditional Capture Flipflop (CCFF) has been proposed to reduce redundant transitions at internal nodes [3] . The conditional capture technique needs many additional transitions for certain flipflops which themselves cause an extra power consumption.
The dynamic power consumption in the clock tree depends on the frequency, the voltage swing, and the load of clock tree [8] . If the sampling of the input is performed in 
FLIP-FLOP STRUCTURES

A. Single-edge triggered Flip-Flops
The structure of Hybrid Latch Flip-flop (HLFF) is shown in Figure 1 [6] . While HLFF has a very simple circuit, its unnecessary internal transitions increase the total power consumption of the flip-flop. In each clock cycle, when the input is high, regardless of previous state of the output a glitch is generated [3] . Furthermore, the transistors in the stack degrade the performance of the logic. These disadvantages make HLFF not suitable for low power applications.
In Figure 2 , the circuit diagram of Semi-Dynamic FlipFlop (SDFF) is illustrated [7] . This logic is faster than HLFF due to its lower number of transistor in the stack. However, the total number of transistors is greater than HLFF and, similar to HLFF, unnecessary internal node transitions exist in SDFF. [7] .
To see the first drawback of this FF more clearly, suppose that input is high in two successive clock cycles. Before the rising edge of the second clock, the node Q is high while the node X is pre-charged to V dd . At rising edge of the second clock cycle, there is a short circuit path from Q to ground until the node X is discharged. This leads to a 1-1 glitch which consumes unnecessary power.
B. Double-edge triggered flip-flops
The circuit diagram of Low Swing clock Double edge FlipFlop (LSDFF) is depicted in Figure 3 Also, it should be noted that the charging of node X is needed when DB is high and discharging of node X occurs when it is low. As another advantage of this logic is that the node X is discharged through only one transistor (MN1 or MN2) that again leads to the reduction of the DFFF delay.
Finally, we should mention that the node Q also can be charged through MN3 and MN5 at the rising edge of clock and MN4 and MN5 at the falling edge of the clock whenever needed (i.e., when D is high). Contrary to previous logic, there is no unnecessary transition in X and, hence, no extra power consumption occurs. Choosing MP1 as a small pull-up device, a weak fighting might exist during an input state change in two successive clock cycles.
The operation of the logic at the falling edge of the clock is similar to its operation at the rising edge except that C2 is high rather than C1 (Fig. 5 ) and MN2 and MN4 play the role of MN1 and MN3, respectively. The waveform of C1, C2, and the output using HSPICE is depicted in Figure 6 .
SUBTHRESHOLD CURRENT
Subthreshold or weak inversion conduction current between the source and drain in an MOS transistor occurs when the gate voltage is below V th [4] . Weak inversion typically dominates modern device off-state leakage due to the low-V th [4] . The weak inversion current can be expressed as [10] 
where
where V th is the threshold voltage, and v T = KT/q is the thermal voltage, C ox is the gate oxide capacitance, µ 0 is the zero bias mobility; and m is the subthreshold swing coefficient (also called body effect coefficient). W dm is the maximum depletion layer width, and t ox is the gate oxide thickness [4] . As it is obvious from (1), if V DS = 0, then subthreshold current will be zero.
Based on the above discussion, here we present a brief description of the previous flip-flop structures. In HLFF (Fig. 1) and SDFF (Fig. 2) , when the node X is high, a voltage equal to V dd is applied across the first branch in the pull down network (consisting of MN1, MN3 and MN5). On the other hand, when the node X is low then Q (output) will be high and output pull down tree sustains a voltage equal to is equal to V dd . In the case that D is high, the V DS of MN2 will be equal to V dd and, hence, only one transistor has a high V DS drop. As a result of this, the leakage current will be higher than the previous flip-flops. With the same argument, it can be observed that LSDFF would have more leakage current due to low-V th transistors in its clock tree.
The subthreshold current in DFFF is very low which is due to the fact that the V DS of each transistor in the pulldown network will be zero. Assuming D is high (DB is low), node X will be high, and, hence, both the drain and the source Table 2 which shows the smallest leakage for DFFF as was expected.
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